Abstract-This brief introduces a new floating memristor emulator circuit based on second-generation current conveyors and passive elements. A mathematical model to characterize the memristor behavior was derived, showing a good accuracy among HSPICE simulations and experimental results. An analysis of the frequency behavior of the memristor is also described, showing that the frequency-dependent pinched hysteresis loop in the current-versus-voltage plane holds up to 20.2 kHz. Theoretical derivations and related results are experimentally validated through implementations from commercially available devices, and the proposed memristor emulator circuit can easily be reproducible at a low cost. Furthermore, the emulator circuit can be used as a teaching aid and for future applications with memristors, such as sensors, cellular neural networks, chaotic systems, programmable analog circuits, and nonvolatile memory devices.
I. INTRODUCTION

W
ITH the recent fabrication of the memristor by using TiO 2 , by Hewlett-Packard (HP) laboratories in 2008 [1] , an interest in using the memristor for potential applications, such as sensors, cellular neural networks, analog circuitries, and chaotic circuits, has increased among scientists worldwide. However, the TiO 2 memristor is still not available as a commercial component, due to the cost and technical difficulties in fabricating nanoscale devices. At the forefront of the situation and for studying memristor-based electronic circuits, not only a lot of computer models have been proposed to be used in numerical simulations [2] - [10] , but memristor emulator circuits are also necessary, in order to experimentally explore their dynamic behaviors [8] , [10] - [16] . In the former case, piecewise linear models, smooth continuous cubic nonlinear functions, and SPICE macromodels have been proposed to emulate the memristor behavior. Many of these models are based on the memristor equations first proposed by HP laboratories [1] . However, it is well known that, although those macromodels are useful for simulating memristor, they cannot be used to physically build real-world applications based on memristors. Furthermore, a level of inaccuracy is also introduced when piecewise linear models are used to model the memristor behavior, since they are only limited to characterize a static behavior instead of a dynamic behavior [17] . In the latter, several emulator circuits have been proposed in the literature, which use different design methodologies and different topologies. Indeed, the first memristor emulator circuit based on active devices was proposed in [11] . This emulator circuit is, however, relatively complex and bulky. Recently, grounded memristor emulator circuits built with operational amplifiers (Op Amps) and analog multipliers have been proposed in [8] , [10] , and [12] - [16] . However, the connectivity of those emulator circuits with other circuit elements in serial or parallel is limited. In [18] and [19] , memristor emulator circuits were proposed by using digital and analog mixed circuits and, although the signals in those circuits were converted from analog to digital and vice versa, they exhibited some drawbacks when they were connected to passive or active elements. The major drawbacks found are their instant interoperability with other analog circuit elements, the limited resolution in the equivalent digital signal, and the physical properties of the digital potentiometer. Moreover, floating memristor emulator circuits have also been proposed in [20] - [24] ; however, they require several integrated circuits and, hence, they are complex and bulky with the limiting factor that the pinched hysteresis loop operates at low frequency. It is interesting to observe that, in all the memristor emulators mentioned previously, not only analog multipliers along with Op Amps are used to build the emulator circuit, but also a frequency analysis has not been addressed, until today.
In this brief, we propose a floating analog memristor emulator circuit, which is built with second-generation current conveyors (CCII) and passive elements. The proposed emulator is very simple compared to those topologies reported in the literature [8] - [24] . Furthermore, a frequency analysis of the proposed emulator circuit is also addressed, showing that the pinched hysteresis loop is holding up to 20.2 kHz. The brief is divided as follows. In Section II the memristor emulator circuit based on CCII devices is introduced, and its behavioral model is derived. In Section III we analyze the frequency behavior of the macromodel deduced and numerical simulations, and HSPICE results are presented. The theoretical derivations are validated through practical implementations by using commercially available devices and are shown in Section IV. Finally, in Section V, the conclusion is summarized.
II. FLOATING MEMRISTOR EMULATOR CIRCUIT
The memristor behavior is characterized by a constitutive relation f (φ m (t), q m (t)) = 0. In this way, there are two possibilities to control a memristor. Whereas the memristor is 1549-7747 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. charge controlled when its relation can be expressed as a singlevalued function φ m (t) = φ m (q m (t)), the memristor is flux controlled if the relation is expressed as q m (t) = q m (φ m (t)).
In this sense, the voltage across a flux-controlled memristor is given by
where
. (2) W (φ m (t)) is the flux-controlled incremental memductance, which is defined as the ratio of change of the charge with respect to the flux of the device, and M (φ m (t)) is the flux-controlled incremental memristance [11] . On the one hand, memristor emulator circuits have principally been built by using Op Amps and, although they can be very fine, the emulator circuits are bulky and complex. On the other hand, other universal active devices can be used to build simpler memristor emulator circuits [28] , [29] . Particularly, CCII± devices have been considered as the most versatile among all the CCs, and they are widely used to design linear and nonlinear circuits [25] - [29] . Nonetheless, only the CCII+ is commercially available as a current-feedback Op Amp [30] , which includes, in their internal structure, a CCII+ in cascade connection with a voltage follower. By using this active device, the proposed circuit to emulate the behavior of a floating memristor is depicted in Fig. 1 . According to the CCII+ properties, v x (t) = v y (t), i y (t) = 0, and i z (t) = i x (t). The current in the terminals of each AD844AN is labeled by the number of each active device, respectively. Thus, in Fig. 1 , the following relations are obtained:
With these relations in mind, one can intuit that AD844AN 3 and AD844AN 4 are used as current followers, so that i m (t) flowing trough R 1 is equal to i x4 (t). In Fig. 1 , one can also obtain
This means that a differential voltage amplifier is designed with AD844AN 1 , R 2 , and R 4 . Otherwise, AD844AN 2 along with R 3 and C z (omitting R 5 ) are used to build a continuous integrator and, hence, v 4 (t) can be written as
Note that R 5 is a resistor with high value; in practice, it is used to prevent the integration from a zero voltage drop. The underlying idea for achieving the floating memristor behavioral model is to set v 2 (t) as a product of (5) and v 1 (t). This condition can be achieved by using a four-quadrant analog multiplier. According to the AD633JN data sheet [31] , the output voltage of the multiplier is given by
Combining (4) and (5), (6) can be expressed as
Again, from Fig. 1 and (7), one can obtain
Since the flux
where M (φ m (t)) is the memristance and can be controlled by applying a voltage or current signal across the memristor, as shown in Fig. 1 .
III. FREQUENCY BEHAVIOR ANALYSIS
In order to study the frequency behavior of the proposed memristor, we assume that v m (t) = A m sin(ωt), where ω = 2πf , and A m is the amplitude of the voltage signal source in Fig. 1 . Therefore, φ m (t) = −(A m /ω) cos(ωt) = (A m /ω) cos(ωt − π). Substituting φ m (t) in (10), the memristance is given by
As one can see, the memristance is composed of a linear timeinvariant resistor and a linear time-varying resistor, and whether the frequency of the exciting source increases to infinity entail that the linear time-varying resistor will reduce to zero. The relationship between both parts may as well be described by the ratio of their amplitudes, given as where
is the time constant of the emulator circuit, and T = 1/f is the period of v m (t). One can clearly observe not only that k will decrease as the frequency increases but also that, for holding the frequency-dependent pinched hysteresis loop, τ must be updated according to f . Note that either R 3 or C z can be used for this task, instead of R 2 and R 4 , because (4) is modified. Alternatively, A m neither can be used for updating τ . Furthermore, (12) also reveals that 1) k → 0, when f → ∞ and the memristor behavior becomes dominated by its linear time-invariant part. 2) k → 1, when f → 1/τ and the maximum pinched hysteresis loop is achieved. 3) k →≥ 1, when f →≤ 1/τ and the hysteresis loop is lost.
This means that the period of the voltage signal source is larger than the time constant of the emulator circuit. As a consequence, to ensure the behavior of the frequencydependent pinched hysteresis loop, the numerical value of k must be on the interval, i.e., 0 < k < 1. Fig. 2 shows the approximated numerical value that must be selected for R 3 C z in the function of frequency, which has been obtained from (12) and assuming that R 2 = R 4 , A m = 2, and k = 0.5. Once the behavioral model of the memristor has been deduced, numerical simulations can be realized. Table I gives the numerical values of the passive elements used in the numerical simulations. The numerical result from (11), for f = 16 Hz, is depicted in Fig. 3(a) (solid line) , where v 1 (t) = i m (t)R 1 from (3) has been used to indirectly plot i m (t). According to Fig. 3(b) (solid line), the memristor behavior becomes a linear timeinvariant resistor when the frequency of the voltage signal source is monotonically increased. Moreover, to obtain the pinched hysteresis loop shown in Fig. 3(a) (solid line), but at 100 Hz, either C z must be adjusted to 16 nF or R 3 = 6.35 kΩ. Additionally, by scaling down C z or R 3 , the hysteresis loop can be pushed for operating at higher frequencies. According to Table I , when R 3 = 1.97 kΩ and C z = 1.6 nF are used, the frequency-dependent pinched hysteresis loop operates at 20.2 kHz, as shown in Fig. 3(c) (solid line) . In the scaling process, however, one must be careful of how to select the numerical value of R 3 and C z , since they can be smaller than FIG. 1 the parasitic elements on the x-and z-terminals of AD844AN 2 shown in Fig. 1 [30] . For instance, let us consider f = 20.2 kHz in Fig. 2 ; if C z = 100 nF, then R 3 = 31.52 Ω, which is smaller than the parasitic resistor R x = 50 Ω in the x-terminal of the CCII+ [30] . As a consequence, the hysteresis loop becomes dominated by the parasitic elements instead of the discrete elements. In addition, on these same graphics, we also note that, if f is fixed and A m is monotonically increased, then the pinched hysteresis loop is widened and, hence, τ → 0 and k → 1. However, even if A m increases too much, then k ≥ 1 and the hysteresis loop is again lost. In this last case, T remains constant, whereas τ is modified. Fig. 1 was also simulated in HSPICE, by using the same numerical values of the passive elements given in Table I and on the same operating frequencies. Simulation results are shown in Fig. 3(a) -(c) (dash-dot line), respectively. Observe that (4) and v 1 (t) = i m (t)R 1 from (3) are used to indirectly plot i m (t) and v m (t). Similarly, as mentioned before, the linear time-varying resistor of the memristor emulator circuit becomes zero if the operating frequency of the signal source increases, as shown in Fig. 3(b) (dash-dot line) . However, we will emphasize that, if C z = 16 nF or R 3 = 6.35 kΩ is again used, the pinched hysteresis loop operating at 100 Hz is obtained, and it has the same behavior as shown in Fig. 3(a) (dash-dot line) . Moreover, when R 3 = 1.97 kΩ and C z = 1.6 nF are used, the frequencydependent pinched hysteresis loop operates at 20.2 kHz, as shown in Fig. 3(c) (dash-dot line) . At this point, our results indicate that the proposed floating memristor behavioral model introduces a relatively low level of inaccuracy compared to HSPICE results. Therefore, as first conjecture, the proposed model given by (10) not only can be used to forecast the behavior of memristor-based circuits in future applications [4] , [8] , [12] - [16] , [18] , [19] , [21] - [27] , but also to investigate some tradeoffs of the related circuits [17] , [32] , [33] . It is worth remarking not only that the memristor emulator circuit herein proposed is simpler than those topologies reported in the literature [8] - [24] but also that, although the frequencydependent hysteresis loop is not symmetric with regard to the origin, the area enclosed in the first and third quadrants are relatively equal [34] . This asymmetry is due, principally, to the effect of the integrator circuit nonidealities, which is built with C z , R 3 , R 5 , and AD844AN 2 along with the parasitic elements on its z-terminal. In addition, the integrator will have a low-pass filtering effect, and when an offset voltage is present in the input signal, it will accumulate until a certain limit or overflow is reached. Intuitively, the offset shown in Fig. 3(a) -(c) (dash-dot line) could be due to the parasitic resistors on the x-terminals of AD844AN 3 and AD844AN 4 in Fig. 1 .
IV. EXPERIMENTAL RESULTS
To validate the results derived in the previous sections and demonstrate the real behavior of the emulator circuit, the proposed circuit shown in Fig. 1 was built and experimentally tested. The numerical values of the discrete components used during the numerical simulations were also used in the experimental tests. Fig. 3 shows the experimental results corresponding to the v 1 (t)-versus-v 3 (t) plane for different frequencies. Here, observe that the i m (t)-versus-v m (t) plane is indirectly measured, according to (3) and (4). Whereas Fig. 3 (a) (dotdash line) shows the pinched hysteresis loop at 16 Hz, Fig. 3 (b) (dot-square line) shows the pinched hysteresis loop at 100 Hz. As shown in the figure, the pinched hysteresis loop behavior is gradually lost, and the memristor behavior becomes dominated by the linear time-invariant resistor, as displayed in Fig. 3(b) . In this stage, we would like to note that, whether the numerical value of C z is updated to 16 nF or R 3 = 6.35 kΩ, the hysteresis loop shown in Fig. 3(a) (dot-dash line) is again obtained, but now at 100 Hz. After several experimental tests, we observe that, by scaling down either C z or R 3 , the frequency behavior of the emulator circuit can be pushed to higher frequencies, but taking care that the selected numerical values must be of a relatively high value, in order to minimize the effect of the parasitic elements in the x-and z-terminals of AD844AN 2 .
Unfortunately, we observe that the performance of (4) was drastically reduced when the operating frequency of v m (t) was monotonically increased, which is due to the integrator nonidealities. Particularly, for f = 20.2 kHz, R 2 was modified to 62.1 kΩ, whereas R 3 = 1.97 kΩ and C z = 1.6 nF were used. The frequency-dependent pinched hysteresis loop operating at 20.2 kHz is shown in Fig. 3(c) (dot-dash line). As can be observed, not only the hysteresis loop becomes deformed, resulting in an asymmetrical behavior, but also the area enclosed in the first and third quadrants are not equal. Note that the offset was also increased for the previously mentioned reasons. Moreover, to validate the accuracy of the proposed behavioral model compared to HSPICE simulations and experimental results, the normalized root-mean-squared error (NRMSE) was computed for each variable in Fig. 3 . Table II gives the measured errors in percentages. We can observe that, for 16 Hz, the NRMSEs among experimental, HSPICE, and macromodel results are relatively low and in the same order. Otherwise, the NRMSE between HSPICE and macromodel results is lower, as shown at the third column in Table II . Afterward, the operating frequency of v m (t) was increased to 100 Hz, and the NRMSEs were also computed. The errors are relatively low for all cases. This effect does not occur if the operating frequency is monotonically increased until 20.2 kHz. Whereas the accuracy between experimental and HSPICE results was drastically reduced, the NRMSE between HSPICE and macromodel results remains relatively low. After several experimental tests, we can conclude that the behavioral model given by (10) can only be used from 16 Hz to 14 kHz, in order to avoid the frequency-dependent hysteresis loop becoming deformed.
V. CONCLUSION
A simple flux-controlled floating analog memristor emulator circuit based on CCII+ devices has been presented. The proposed emulator circuit was built with few active devices and passive elements, which results not only in being simpler than previously reported topologies, but also in cost reductions and ease of reproducibility. In fact, a smooth continuous cubic function is often used for modeling the charge-or flux-controlled memristance, but herein the incremental memristance is modeled by a first-order function and given by (10) . A frequency analysis was also discussed, showing how the frequency of the exciting voltage signal source modifies the memristor behavior. Furthermore, a design guideline to hold the pinched hysteresis loop in several frequencies was also described, which consists of how to adequately select the numerical values of C z or R 3 , such that k must be in the interval mentioned before. Experimental results using commercially available CCII+ devices and an analog multiplier were gathered, showing good agreement with numerical approximations. Finally, it is to be remarked that the proposed emulator circuit can be used in real-world applications and the behavioral model can also be used to better forecast the behavior of memristor-based circuits [17] .
